 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| w DESCRIPTION The WM8770 is a high performance, multi-channel audio codec. The WM8770 is ideal for surround sound processing applications for home hi-fi, automotive and other audio visual equipment. A stereo 24-bit multi-bit sigma delta ADC is used with an eight stereo channel input selector. Each channel has analogue domain mute and programmable gain control. Digital audio output word lengths from 16-32 bits and sampling rates from 8kHz to 96kHz are supported. Four stereo 24-bit multi-bit sigma delta DACs are used with oversampling digital interpolation filters. Digital audio input word lengths from 16-32 bits and sampling rates from 8kHz to 192kHz are supported. Each DAC channel has independent analogue volume and mute control, with a set of input multiplexors allowing selection of an external 3 channel stereo analogue input into these volume controls. The audio data interface supports I2S, left justified, right justified and DSP digital audio formats. The device is controlled via a 3 wire serial interface. The interface provides access to all features including channel selection, volume controls, mutes, de-emphasis and power management facilities. The device is available in a 64-pin TQFP package. WM8770 24-bit, 192kHz 8-Channel Codec with Volume Control FEATURES * Audio Performance - 106dB SNR (`A' weighted @ 48kHz) DAC - 102dB SNR (`A' weighted @ 48kHz) ADC DAC Sampling Frequency: 8KHz - 192kHz ADC Sampling Frequency: 8KHz - 96kHz 3-Wire SPI or CCB MPU Serial Control Interface Master or Slave Clocking Mode Programmable Audio Data Interface Modes - I2S, Left, Right Justified or DSP - 16/20/24/32 bit Word Lengths Four Independent stereo DAC outputs with independent analogue and digital volume controls Analogue Bypass Path Feature Six channel selectable AUX input to the volume controls Eight stereo ADC inputs with analogue gain adjust from +19dB to -12dB in 1dB steps 2.7V to 5.5V Analogue, 2.7V to 3.6V Digital supply Operation 5V tolerant digital inputs * * * * * * * * * * * APPLICATIONS * * Surround Sound AV Processors and Hi-Fi systems Automotive Audio DACREFP1 DACREFP2 VMIDDAC AGND2 BLOCK DIAGRAM VMIDADC REFADC ZFLAG1 AINVGR ZFLAG2 AINVGL AGND1 AVDD1 MCLK DOUT ADCLRC BCLK DACLRC DIN1 DIN2 DIN3 DIN4 AIN1L AIN1R AIN2L AIN2R AIN3L AIN3R AIN4L AIN4R AIN5L AIN5R AIN6L AIN6R AIN7L AIN7R AIN8L AIN8R INPUT SOURCE SELECTOR STEREO DAC AVDD2 LOW PASS FILTERS VOUT1L VOUT1R VOUT2L VOUT2R VOUT3L VOUT3R VOUT4L VOUT4R AUDIO INTERFACE STEREO ADC AND DIGITAL FILTERS STEREO DAC LOW PASS FILTERS STEREO DAC LOW PASS FILTERS STEREO DAC LOW PASS FILTERS AINOPL AINOPR RECL RECR MUTE CONTROL INTERFACE W WM8770 GR1 GR2 AUX1L AUX1R AUX2L AUX2R AUX3L AUX3R RESETB CE DGND CCB is a trademark of SANYO ELECTRIC CO., LTD DVDD CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO. WOLFSON MICROELECTRONICS plc w :: www.wolfsonmicro.com CL DI Production Data, March 2004, Rev 4.0 Copyright 2004 Wolfson Microelectronics plc WM8770 TABLE OF CONTENTS Production Data DESCRIPTION .......................................................................................................1 FEATURES.............................................................................................................1 APPLICATIONS .....................................................................................................1 BLOCK DIAGRAM .................................................................................................1 TABLE OF CONTENTS .........................................................................................2 PIN CONFIGURATION...........................................................................................3 ORDERING INFORMATION ..................................................................................3 PIN DESCRIPTION ................................................................................................4 ABSOLUTE MAXIMUM RATINGS.........................................................................6 ELECTRICAL CHARACTERISTICS ......................................................................7 TERMINOLOGY .....................................................................................................8 MASTER CLOCK TIMING ............................................................................................. 9 DIGITAL AUDIO INTERFACE - MASTER MODE ......................................................... 9 DIGITAL AUDIO INTERFACE - SLAVE MODE .......................................................... 11 MPU INTERFACE TIMING .......................................................................................... 12 DEVICE DESCRIPTION.......................................................................................14 INTRODUCTION ......................................................................................................... 14 AUDIO DATA SAMPLING RATES............................................................................... 15 ZERO DETECT ........................................................................................................... 16 POWERDOWN MODES ............................................................................................. 17 DIGITAL AUDIO INTERFACE ..................................................................................... 17 CONTROL INTERFACE OPERATION ........................................................................ 21 CONTROL INTERFACE REGISTERS ........................................................................ 23 REGISTER MAP...................................................................................................35 DIGITAL FILTER CHARACTERISTICS ...............................................................42 DAC FILTER RESPONSES .................................................................................43 ADC FILTER RESPONSES .................................................................................44 ADC HIGH PASS FILTER ........................................................................................... 44 DIGITAL DE-EMPHASIS CHARACTERISTICS........................................................... 45 APPLICATIONS INFORMATION .........................................................................46 RECOMMENDED EXTERNAL COMPONENTS .......................................................... 46 EXTERNAL CIRCUIT CONFIGURATION ................................................................... 47 PACKAGE DIMENSIONS ....................................................................................49 IMPORTANT NOTICE ..........................................................................................50 ADDRESS: .................................................................................................................. 50 w PD Rev 4.0 March 2004 2 Production Data WM8770 PIN CONFIGURATION ADCLRC DACLRC RESETB ZFLAG2 ZFLAG1 MCLK BCLK AIN1L AIN1R AIN2L AIN2R AIN3L AIN3R AIN4L AIN4R AIN5L AIN5R AIN6L AIN6R AIN7L AIN7R AIN8L AIN8R 1 2 3 4 5 6 7 8 9 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 DVDD DOUT DIN4 DIN3 DIN2 DIN1 CE CL DI DGND AGND2 VOUT4R VOUT4L DACREFP2 VOUT3R GR2 VOUT3L VMIDDAC VOUT2R GR1 VOUT2L DACREFP1 VOUT1R VOUT1L AVDD2 10 11 12 13 14 15 33 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 RECL AUX1R AINVGR AINOPR REFADC AINOPL AINVGL VMIDADC AGND1 AVDD1 AUX2L RECR AUX2R ORDERING INFORMATION DEVICE WM8770IFT/V WM8770IFT/RV WM8770SIFT/V WM8770SIFT/RV TEMP. RANGE -25oC to +85oC -25oC to +85oC -25oC to +85oC -25oC to +85oC PACKAGE 64-pin TQFP 64-pin TQFP (tape and reel) 64-pin TQFP (lead free) 64-pin TQFP (lead free, tape and reel) MOISTURE SENSITIVITY LEVEL MSL3 MSL3 MSL3 MSL3 PEAK SOLDERING TEMP. 240oC 240oC 260oC 260oC w AUX3R AUX1L AUX3L PD Rev 4.0 March 2004 3 WM8770 PIN DESCRIPTION PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 NAME AIN1L AIN1R AIN2L AIN2R AIN3L AIN3R AIN4L AIN4R AIN5L AIN5R AIN6L AIN6R AIN7L AIN7R AIN8L AIN8R AINOPL AINVGL AINVGR AINOPR RECL RECR REFADC VMIDADC AGND1 AVDD1 AUX1L AUX1R AUX2L AUX2R AUX3L AUX3R AVDD2 VOUT1L VOUT1R DACREFP1 VOUT2L GR1 VOUT2R VMIDDAC VOUT3L GR2 VOUT3R DACREFP2 VOUT4L VOUT4R AGND2 DGND DVDD ZFLAG1 ZFLAG2 TYPE Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Input Analogue Output Analogue Input Analogue Input Analogue Output Analogue Output Analogue Output Analogue Output Analogue Output Supply Supply Analogue input Analogue input Analogue input Analogue input Analogue input Analogue input Supply Analogue output Analogue output Supply Analogue output Supply Analogue output Analogue output Analogue output Supply Analogue output Supply Analogue output Analogue output Supply Supply Supply Digital output Digital output DESCRIPTION Channel 1 left input multiplexor virtual ground Channel 1 right input multiplexor virtual ground Channel 2 left input multiplexor virtual ground Channel 2 right input multiplexor virtual ground Channel 3 left input multiplexor virtual ground Channel 3 right input multiplexor virtual ground Channel 4 left input multiplexor virtual ground Channel 4 right input multiplexor virtual ground Channel 5 left input multiplexor virtual ground Channel 5 right input multiplexor virtual ground Channel 6 left input multiplexor virtual ground Channel 6 right input multiplexor virtual ground Channel 7 left input multiplexor virtual ground Channel 7 right input multiplexor virtual ground Channel 8 left input multiplexor virtual ground Channel 8 right input multiplexor virtual ground Left channel multiplexor output Left channel multiplexor virtual ground Right channel multiplexor virtual ground Right channel multiplexor output Left channel input mux select output Right channel input mux select output Production Data ADC reference buffer decoupling pin; 10uF external decoupling ADC midrail divider decoupling pin; 10uF external decoupling Analogue negative supply and substrate connection Analogue positive supply 3.1 Multiplexor channel 1 left virtual ground input 3.1 Multiplexor channel 1 right virtual ground input 3.1 Multiplexor channel 2 left virtual ground input 3.1 Multiplexor channel 2 right virtual ground input 3.1 Multiplexor channel 3 left virtual ground input 3.1 Multiplexor channel 3 right virtual ground input Analogue positive supply DAC channel 1 left output DAC channel 1 right output DAC positive reference supply DAC channel 2 left output DAC ground reference DAC channel 2 right output DAC midrail decoupling pin ; 10uF external decoupling DAC channel 3 left output DAC ground reference DAC channel 3 right output DAC positive reference supply DAC channel 4 left output DAC channel 4 right output Analogue negative supply and substrate connection Digital negative supply Digital positive supply DAC Zero Flag output DAC Zero Flag output PD Rev 4.0 March 2004 4 w Production Data PIN 52 53 54 55 56 57 58 59 60 61 62 63 64 NAME DOUT DIN1 DIN2 DIN3 DIN4 DACLRC ADCLRC BCLK MCLK CL DI CE RESETB TYPE Digital output Digital Input Digital Input Digital Input Digital Input Digital input/output Digital input/output Digital input/output Digital input Digital input Digital input Digital input Digital input ADC data output DAC channel 1 data input DAC channel 2 data input DAC channel 3 data input DAC channel 4 data input DAC left/right word clock ADC left/right word clock ADC and DAC audio interface bit clock DESCRIPTION WM8770 Master DAC and ADC clock; 256, 384, 512 or 768fs (fs = word clock frequency) Serial interface clock (5V tolerant) Serial interface data (5V tolerant) Serial interface Latch signal (5V tolerant) Device reset input (mutes DAC outputs, resets gain stages to 0dB) (5V tolerant) Note: Digital input pins have Schmitt trigger input buffers and are 5V tolerant. w PD Rev 4.0 March 2004 5 WM8770 ABSOLUTE MAXIMUM RATINGS Production Data Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified. ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device. Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are: MSL1 = unlimited floor life at <30C / 85% Relative Humidity. Not normally stored in moisture barrier bag. MSL2 = out of bag storage for 1 year at <30C / 60% Relative Humidity. Supplied in moisture barrier bag. MSL3 = out of bag storage for 168 hours at <30C / 60% Relative Humidity. Supplied in moisture barrier bag. CONDITION Digital supply voltage Analogue supply voltage Voltage range digital inputs (DI, CL, CE & RESETB) Voltage range digital inputs (MCLK, DIN[3:0], ADCLRC, DACLRC & BCLK) Voltage range analogue inputs Master Clock Frequency Operating temperature range, TA Storage temperature Note: 1. Analogue and digital grounds must always be within 0.3V of each other. -25C -65C MIN -0.3V -0.3V DGND -0.3V DGND -0.3V AGND -0.3V MAX +3.63V +7V +7V DVDD + 0.3V AVDD +0.3V 37MHz +85C +150C RECOMMENDED OPERATING CONDITIONS PARAMETER Digital supply range Analogue supply range Ground Difference DGND to AGND Note: digital supply DVDD must never be more than 0.3V greater than AVDD. SYMBOL DVDD AVDD AGND, DGND -0.3 TEST CONDITIONS MIN 2.7 2.7 0 0 +0.3 TYP MAX 3.6 5.5 UNIT V V V V w PD Rev 4.0 March 2004 6 Production Data WM8770 ELECTRICAL CHARACTERISTICS Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs, ADC/DAC in Slave Mode unless otherwise stated. PARAMETER Digital Logic Levels (TTL Levels) Input LOW level Input HIGH level Output LOW Output HIGH Analogue Reference Levels Reference voltage Potential divider resistance VVMID RVMID AVDD to VMID and VMID to AGND AVDD/2 50k V VIL VIH VOL VOH IOL=1mA IOH-1mA 0.9 x DVDD 2.0 0.1 x DVDD 0.8 V V V V SYMBOL TEST CONDITIONS MIN TYP MAX UNIT DAC Performance (Load = 10k, 50pF) 0dBFs Full scale output voltage SNR (Note 1,2) SNR (Note 1,2) Dynamic Range (Note 2) Total Harmonic Distortion (THD) DAC channel separation DAC analogue Volume Gain Step Size DAC analogue Volume Gain Range Output Noise DAC analogue Volume Mute Attenuation Power Supply Rejection Ratio PSRR 1kHz Input A-weighted output muted 1kHz Input, 0dB gain 1kHz 100mVpp 20Hz to 20kHz 100mVpp ADC Performance Input Signal Level (0dB) SNR (Note 1,2) SNR (Note 1,2) Dynamic Range (note 2) Total Harmonic Distortion (THD) ADC Channel Separation Programmable Gain Step Size Programmable Gain Range Mute Attenuation Power Supply Rejection Ratio PSRR 1kHz Input 1kHz Input, 0dB gain 1kHz 100mVpp 20Hz to 20kHz 100mVpp A-weighted, 0dB gain @ fs = 48kHz A-weighted, 0dB gain @ fs = 96kHz A-weighted, -60dB full scale input kHz, 0dBFs 1kHz, -1dBFs 1kHz Input 1.0 x AVDD/5 102 96 102 -89 -94 85 1.0 -12 to +19 82 50 45 -90 Vrms dB dB dB dB dB dB dB dB dB dB dB DNR A-weighted, @ fs = 48kHz A-weighted @ fs = 96kHz A-weighted, -60dB full scale input 1kHz, 0dBFs 100 100 1.0 x AVDD/5 106 106 106 -94 110 1 0 to -100 -116 100 50 45 -88 Vrms dB dB dB dB dB dB dB dB dB dB dB w PD Rev 4.0 March 2004 7 WM8770 Production Data Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs, ADC/DAC in Slave Mode unless otherwise stated. PARAMETER 0dB Full scale output voltage SNR (Note 1) THD Power Supply Rejection Ratio PSRR 1kHz, 0dB 1kHz, -3dB 1kHz 100mVpp 20Hz to 20kHz 100mVpp Mute Attenuation Supply Current Analogue supply current Digital supply current Notes: 1. 2. Ratio of output level with 1kHz full scale input, to the output level with all zeros into the digital input, measured `A' weighted. All performance measurements done with 20kHz low pass filter, and where noted an A-weight filter. Failure to use such a filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values. VMID decoupled with 10uF and 0.1uF capacitors (smaller values may result in reduced performance). AVDD = 5V DVDD = 3.3V 120 16 mA mA 1kHz, 0dB SYMBOL TEST CONDITIONS MIN TYP 1.0 x AVDD/5 104 -90 -95 50 45 100 MAX UNIT Vrms dB dB dB dB dB dB Analogue input (AIN) to Analogue output (VOUT) (Load=10k, 50pF, gain = 0dB) Bypass Mode 3. TERMINOLOGY 1. 2. Signal-to-noise ratio (dB) - SNR is a measure of the difference in level between the full scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results). Dynamic range (dB) - DNR is a measure of the difference between the highest and lowest portions of a signal. Normally a THD+N measurement at 60dB below full scale. The measured signal is then corrected by adding the 60dB to it. (e.g. THD+N @ -60dB= -32dB, DR= 92dB). THD+N (dB) - THD+N is a ratio, of the rms values, of (Noise + Distortion)/Signal. Stop band attenuation (dB) - Is the degree to which the frequency spectrum is attenuated (outside audio band). Channel Separation (dB) - Also known as Cross-Talk. This is a measure of the amount one channel is isolated from the other. Normally measured by sending a full scale signal down one channel and measuring the other. Pass-Band Ripple - Any variation of the frequency response in the pass-band region. 3. 4. 5. 6. w PD Rev 4.0 March 2004 8 Production Data WM8770 MASTER CLOCK TIMING tMCLKL MCLK tMCLKH tMCLKY Figure 1 Master Clock Timing Requirements Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs, ADC/DAC in Slave Mode unless otherwise stated. PARAMETER System Clock Timing Information MCLK System clock pulse width high MCLK System clock pulse width low MCLK System clock cycle time MCLK Duty cycle Table 1 Master Clock Timing Requirements tMCLKH tMCLKL tMCLKY 11 11 28 40:60 60:40 ns ns ns SYMBOL TEST CONDITIONS MIN TYP MAX UNIT DIGITAL AUDIO INTERFACE - MASTER MODE BCLK ADCLRC WM8770 CODEC DACLRC DOUT DIN1/2/3/4 4 DSP/ ENCODER/ DECODER Figure 2 Audio Interface - Master Mode w PD Rev 4.0 March 2004 9 WM8770 Production Data BCLK (Output) ADCLRC/ DACLRC (Outputs) tDL tDDA DOUT DIN1/2/3/4 tDST tDHT Figure 3 Digital Audio Data Timing - Master Mode Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs, ADC/DAC in Slave Mode unless otherwise stated. PARAMETER ADCLRC/DACLRC propagation delay from BCLK falling edge DOUT propagation delay from BCLK falling edge DIN1/2/3/4 setup time to BCLCK rising edge DIN1/2/3/4 hold time from BCLK rising edge SYMBOL tDL TEST CONDITIONS MIN 0 TYP MAX 10 UNIT ns Audio Data Input Timing Information tDDA tDST tDHT 0 10 10 10 ns ns ns Table 2 Digital Audio Data Timing - Master Mode w PD Rev 4.0 March 2004 10 Production Data WM8770 DIGITAL AUDIO INTERFACE - SLAVE MODE BCLK ADCLRC WM8770 CODEC DACLRC DOUT DIN1/2/3/4 4 DSP ENCODER/ DECODER Figure 4 Audio Interface - Slave Mode tBCH BCLK tBCY DACLRC/ ADCLRC tBCL tDS DIN1/2/3/4 tDD DOUT tLRH tLRSU tDH Figure 5 Digital Audio Data Timing - Slave Mode Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs, ADC/DAC in Slave Mode unless otherwise stated. PARAMETER BCLK cycle time BCLK pulse width high BCLK pulse width low DACLRC/ADCLRC set-up time to BCLK rising edge DACLRC/ADCLRC hold time from BCLK rising edge DIN1/2/3/4 set-up time to BCLK rising edge DIN1/2/3/4 hold time from BCLK rising edge DOUT propagation delay from BCLK falling edge SYMBOL tBCY tBCH tBCL tLRSU tLRH tDS tDH tDD TEST CONDITIONS MIN 50 20 20 10 10 10 10 0 10 TYP MAX UNIT ns ns ns ns ns ns ns ns Audio Data Input Timing Information Table 3 Digital Audio Data Timing - Slave Mode Note: ADCLRC and DACLRC should be synchronous with MCLK, although the WM8770 interface is tolerant of phase variations or jitter on these signals. w PD Rev 4.0 March 2004 11 WM8770 MPU INTERFACE TIMING tRCSU RESETB tCSL CE tSCY tSCH CL tSCL tSCS tCSS tCSH tRCHO Production Data DI tDSU tDHO LSB Figure 6 SPI Compatible Control Interface Input Timing Test Conditions o AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25 C, fs = 48kHz, MCLK = 256fs, ADC/DAC in Slave Mode unless otherwise stated. PARAMETER CE to RESETB hold time RESETB to CL setup time CL rising edge to CE rising edge CL pulse cycle time CL pulse width low CL pulse width high DI to CL set-up time CL to DI hold time CE pulse width low CE pulse width high CE rising to CL rising SYMBOL tRCSU tRCHO tSCS tSCY tSCL tSCH tDSU tDHO tCSL tCSH tCSS MIN 20 20 60 80 30 30 20 20 20 20 20 TYP MAX UNIT ns ns ns ns ns ns ns ns ns ns ns Table 4 3 Wire SPI Compatible Control Interface Input Timing Information w PD Rev 4.0 March 2004 12 Production Data tRCES tRCLH WM8770 RESETB tCP tCS tCH CE tSCY tSCH tSCL CL DI tDSU tDHO A7 D15 Figure 7 3 Wire CCB Compatible Interface Input Timing Information - CL Stopped Low tRCES tRCLH RESETB tCP tCS tCH CE tSCY tSCH tSCL CL DI tDSU tDHO A7 D15 Figure 8 3 Wire CCB Compatible Interface Input Timing Information - CL Stopped High Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs, ADC/DAC in Slave Mode unless otherwise stated. PARAMETER CE to RESETB setup time RESETB to CL hold time DI to CL setup time CL to DI hold time CL to CE setup time CE to CL wait time CL to CE hold time CL pulse width high CL pulse width low CL pulse cycle time SYMBOL tRCES tRCLH tDSU tDHO tCS tCP tCH tSCH tSCL tSCY MIN 20 20 20 20 20 20 20 30 30 80 TYP MAX UNIT ns ns ns ns ns ns ns ns ns ns Table 5 3 wire CCB Compatible Interface Input Timing Information w PD Rev 4.0 March 2004 13 WM8770 DEVICE DESCRIPTION INTRODUCTION Production Data WM8770 is a complete 8-channel DAC, 2-channel ADC audio codec, including digital interpolation and decimation filters, multi-bit sigma delta stereo ADC, and switched capacitor multi-bit sigma delta DACs with analogue volume controls on each channel and output smoothing filters. The device is implemented as four separate stereo DACs and a stereo ADC with flexible input multiplexor, in a single package and controlled by a single interface. The four stereo channels may either be used to implement a 5.1 channel surround system, with additional stereo channel for a stereo mix down channel, or for a complete 7.1 channel surround system. An analogue bypass path option is available, to allow stereo analogue signals from any of the 8 stereo inputs to be sent to the stereo outputs via the main volume controls. This allows a purely analogue input to analogue output high quality signal path to be implemented if required. This would allow, for example, the user to play back a 5.1 channel surround movie through 6 of the DACs, whilst playing back a separate analogue or digital signal into a remote room installation. Each stereo DAC has its own data input DIN1/2/3/4. DAC word clock DACLRC is shared between them. The stereo ADC has it's own data output DOUT, and word clock ADCLRC. BITCLK and MCLK are shared between the ADCs and DACs. The Audio Interface may be configured to operate in either master or slave mode. In Slave mode ADCLRC, DACLRC and BCLK are all inputs. In Master mode ADCLRC, DACLRC and BCLK are all outputs. The input multiplexor to the ADC is configured to allow large signal levels to be input to the ADC, using external resistors to reduce the amplitude of larger signals to within the normal operating range of the ADC. The ADC input PGA also allows input signals to be gained up to +19dB and attenuated down to -12dB. This allows the user maximum flexibility in the use of the ADC. A selectable stereo record output is also provided on RECL/R. It is intended that the RECL/R outputs are only used to drive a high impedance buffer. Each DAC has its own analogue and separate digital volume control. The analogue volume control is adjustable in 1dB steps and the digital volume control in 0.5dB steps. The analogue and digital volume controls may be operated independently. In addition a zero cross detect circuit is provided for each DAC for both analogue and digital volume controls. When analogue volume zero-cross detection is enabled the attenuation values are only updated when the input signal to the gain stage is close to the analogue ground level. The digital volume control detects a transition through the zero point before updating the volume. This minimises audible clicks and `zipper' noise as the gain values change. Additionally, 6 of the DAC outputs incorporate an input selector and mixer allowing an external 6 channel, or 5.1 channel signal, to be either switched into the signal path in place of the DAC signal or mixed with the DAC signal before the volume controls. This allows the device to be used as a 6 channel volume control for an externally provided 5.1 type analogue input. Use of external resistors allows larger input levels to be accepted by the device, giving maximum user flexibility. Control of internal functionality of the device is by 3-wire serial control interface. An SPI or CCB type interface may used, selectable by the state of the CE pin on the rising edge of RESETB. The control interface may be asynchronous to the audio data interface as control data will be re-synchronised to the audio processing internally. CE, CL, DI and RESETB are 5V tolerant with TTL input thresholds, allowing the WM8770 to used with DVDD = 3.3V and be controlled by a controller with 5V output. Operation using system clock of 128fs, 192fs, 256fs, 384fs, 512fs or 768fs is provided. In Slave mode selection between clock rates is automatically controlled. In master mode the master clock to sample rate ratio is set by control bits ADCRATE and DACRATE. ADC and DAC may run at different rates within the constraint of a common master clock for the ADC and DACs. For example with master clock at 24.576MHz, a DAC sample rate of 96kHz (256fs mode) and an ADC sample rate of 48kHz (512fs mode) can be accomadated. Master clock.Sample rates (fs) from less than 8ks/s up to 192ks/s are allowed, provided the appropriate system clock is input. The audio data interface supports right, left and I2S interface formats along with a highly flexible DSP serial port interface. w PD Rev 4.0 March 2004 14 Production Data WM8770 In a typical digital audio system there is only one central clock source producing a reference clock to which all audio data processing is synchronised. This clock is often referred to as the audio system's Master Clock. The external master system clock can be applied directly through the MCLK input pin with no software configuration necessary. In a system where there are a number of possible sources for the reference clock it is recommended that the clock source with the lowest jitter be used to optimise the performance of the ADC and DAC. The master clock for WM8770 supports DAC and ADC audio sampling rates from 256fs to 768fs, where fs is the audio sampling frequency (DACLRC or ADCLRC) typically 32kHz, 44.1kHz, 48kHz or 96kHz (the DAC also supports operation at 128fs and 192fs and 192kHz sample rate). The master clock is used to operate the digital filters and the noise shaping circuits. In Slave mode the WM8770 has a master detection circuit that automatically determines the relationship between the master clock frequency and the sampling rate (to within +/- 32 system clocks). If there is a greater than 32 clocks error the interface is disabled and maintains the output level at the last sample. The master clock must be synchronised with ADCLRC/DACLRC, although the WM8770 is tolerant of phase variations or jitter on this clock. Table 6 shows the typical master clock frequency inputs for the WM8770. The signal processing for the WM8770 typically operates at an oversampling rate of 128fs for both ADC and DAC. The exception to this for the DAC is for operation with a 128/192fs system clock, e.g. for 192KHz operation where the oversampling rate is 64fs. For ADC operation at 96kHz it is recommended that the user set the ADCOSR bit. This changes the ADC signal processing oversample rate to 64fs. SAMPLING RATE (DACLRC/ ADCLRC) 32kHz 44.1kHz 48kHz 96kHz 192kHz System Clock Frequency (MHz) 128fs 192fs 256fs 384fs 512fs 768fs AUDIO DATA SAMPLING RATES DAC ONLY 4.096 5.6448 6.144 12.288 24.576 6.144 8.467 9.216 18.432 36.864 8.192 11.2896 12.288 24.576 12.288 16.9340 18.432 36.864 16.384 22.5792 24.576 24.576 33.8688 36.864 Unavailable Unavailable Unavailable Unavailable Unavailable Unavailable Table 6 System Clock Frequencies Versus Sampling Rate In Master mode BCLK, DACLRC and ADCLRC are generated by the WM8770. The frequencies of ADCLRC and DACLRC are set by setting the required ratio of MCLK to DACLRC and ADCLRC using the DACRATE and ADCRATE control bits (Table 7). ADCRATE[2:0]/ DACRATE[2:0] 000 001 010 011 100 101 MCLK:ADCLRC/DACLRC RATIO 128fs (DAC Only) 192fs (DAC Only) 256fs 384fs 512fs 768fs Table 7 Master Mode MCLK: ADCLRC/DACLRC Ratio Select w PD Rev 4.0 March 2004 15 WM8770 Production Data Table 8 shows the settings for ADCRATE and DACRATE for common sample rates and MCLK frequencies. SAMPLING RATE (DACLRC/ ADCLRC) System Clock Frequency (MHz) 128fs DACRATE =000 192fs DACRATE =001 256fs ADCRATE/ DACRATE =010 384fs ADCRATE/ DACRATE =011 512fs ADCRATE/ DACRATE =100 768fs ADCRATE/ DACRATE =101 32kHz 44.1kHz 48kHz 96kHz 192kHz 4.096 5.6448 6.144 12.288 24.576 6.144 8.467 9.216 18.432 36.864 8.192 11.2896 12.288 24.576 12.288 16.9340 18.432 36.864 16.384 22.5792 24.576 24.576 33.8688 36.864 Unavailable Unavailable Unavailable Unavailable Unavailable Unavailable Table 8 Master Mode ADC/DACLRC Frequency Selection BCLK is also generated by the WM8770. The frequency of BCLK depends on the mode of operation. In 128/192fs modes (DACRATE=000 or 001) BCLK = MCLK/2. In 256/384/512fs modes (ADCRATE/DACRATE=010 or 011 or 100) BCLK = MCLK/4. However if DSP mode is selected as the audio interface mode then BCLK=MCLK. This is to ensure that there are sufficient BCLKs to clock in all eight channels. Note that DSP mode cannot be used in 128fs mode for word lengths greater than 16 bits or in 192fs mode for word lengths greater than 24 bits. ZERO DETECT The WM8770 has a zero detect circuit for each DAC channel which detects when 1024 consecutive zero samples have been input. Two zero flag outputs (ZFLAG1 and ZFLAG2) may be programmed to output the zero detect signals (see Table 9) which may then be used to control external muting circuits. A `1' on ZFLAG1 or ZFLAG2 indicates a zero detect. When a DAC is powered down ZFLAG1 and ZFLAG2 will go high by default if the Zero Detect is selected for that DAC. When this DAC is powered off, the Bypass path is selected and there is an external mute circuit controlled by ZFLAG1 or ZFLAG2, the Zero Detect feature should be de-selected or the output will be muted. The zero detect may also be used to automatically enable the PGA mute by setting IZD. The zero flag output may be disabled by setting DZFM to 0000. The zero flag signal for a DAC channel will only be enabled if that channel is enabled as an input to the output summing stage. DZFM[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 ZFLAG1 Zero flag disabled All channels zero Left channels zero Channel 1 zero Channel 1 zero Channel 1 zero Channel 1 zero Channel 2 zero Channel 2 zero Channel 3 zero Channels 1-3 zero Channel 1 zero Channel 1 left zero Channel 2 left zero Channel 3 left zero Channel 4 left zero ZFLAG2 Zero flag disabled All channels zero Right channels zero Channels 2-4 zero Channel 2 zero Channel 3 zero Channel 4 zero Channel 3 zero Channel 4 zero Channel 4 zero Channel 4 zero Channels 2 & 3 zero Channel 1 right zero Channel 2 right zero Channel 3 right zero Channel 4 right zero Table 9 Zero Flag Output Select w PD Rev 4.0 March 2004 16 Production Data WM8770 POWERDOWN MODES The WM8770 has powerdown control bits allowing specific parts of the WM8770 to be powered off when not being used. The 8-channel input source selector and input buffer may be powered down using control bit AINPD. When AINPD is set all inputs to the source selector (AIN1l/R to AIN8L/R) are switched to a buffered VMIDADC. Control bit ADCPD powers off the ADC and also the ADC input PGAs.The four stereo DACs each have a separate powerdown control bit, DACPD[3:0] allowing individual steteo DACs to be powered off when not in use. The analogue output mixers and EVRs may also be powered down by setting OUTPD[3:0]. OUTPD[3:0] also switches the analogue outputs VOUTL/R to VMIDDAC to maintain a dc level on the output. Setting AINPD, ADCPD, DACPD[3:0] and OUTPD[3:0] will powerdown everything except the references VMIDADC, ADCREF and VMIDDAC. These may be powered down by setting PDWN. Setting PDWN will override all other powerdown control bits. It is recommended that the 8-channel input mux and buffer, ADC, DAC and output mixers and EVRs are powered down before setting PDWN. The default is for all powerdown bits to be set except PDWN. The Powerdown control bits allow parts of the device to be powered down when not in use. For example, if only an analogue bypass path from AINL/R to VOUTL/R is required the ADCPD and DACPD[3:0] control bits may be set leaving the analogue input and analogue output powered up. DIGITAL AUDIO INTERFACE MASTER AND SLAVE MODES The audio interface operates in either Slave or Master mode, selectable using the MS control bit. In both Master and Slave modes DACDAT is always an input to the WM8770 and ADCDAT is always an output. The default is Slave mode. In Slave mode (MS=0) ADCLRC, DACLRC and BCLK are inputs to the WM8770 (Figure 9). DIN1/2/3/4, ADCLRC and DACLRC are sampled by the WM8770 on the rising edge of BCLK. ADC data is output on DOUT and changes on the falling edge of BCLK. By setting control bit BCLKINV the polarity of BCLK may be reversed so that DIN1/2/3/4, ADCLRC and DACLRC are sampled on the falling edge of BCLK and DOUT changes on the rising edge of BCLK. BCLK ADCLRC WM8770 CODEC DACLRC DOUT DIN1/2/3/4 4 DSP ENCODER/ DECODER Figure 9 Slave Mode w PD Rev 4.0 March 2004 17 WM8770 Production Data In Master mode (MS=1) ADCLRC, DACLRC and BCLK are outputs from the WM8770 (Figure 10). ADCLRC, DACLRC and BITCLK are generated by the WM8770. DIN1/2/3/4 are sampled by the WM8770 on the rising edge of BCLK so the controller must output DAC data that changes on the falling edge of BCLK. ADCDAT is output on DOUT and changes on the falling edge of BCLK. By setting control bit BCLKINV the polarity of BCLK may be reversed so that DIN1/2/3/4 are sampled on the falling edge of BCLK and DOUT changes on the rising edge of BCLK. BCLK ADCLRC WM8770 CODEC DACLRC DOUT DIN1/2/3/4 4 DSP/ ENCODER/ DECODER Figure 10 Master Mode AUDIO INTERFACE FORMATS Audio data is applied to the internal DAC filters, or output from the ADC filters, via the Digital Audio Interface. 5 popular interface formats are supported: * * * * * Left Justified mode Right Justified mode I2S mode DSP Early mode DSP Late mode All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the exception of 32 bit right justified mode, which is not supported. In left justified, right justified and I2S modes, the digital audio interface receives DAC data on the DIN1/2/3/4 inputs and outputs ADC data on DOUT. Audio Data for each stereo channel is time multiplexed with ADCLRC/DACLRC indicating whether the left or right channel is present. ADCLRC/DACLRC is also used as a timing reference to indicate the beginning or end of the data words. In left justified, right justified and I2S modes, the minimum number of BCLKs per DACLRC/ADCLRC period is 2 times the selected word length. ADCLRC/DACLRC must be high for a minimum of word length BCLKs and low for a minimum of word length BCLKs. Any mark to space ratio on ADCLRC/DACLRC is acceptable provided the above requirements are met. In DSP early or DSP late mode, all 8 DAC channels are time multiplexed onto DIN1. DACLRC is used as a frame sync signal to identify the MSB of the first word. The minimum number of BCLKs per DACLRC period is 8 times the selected word length. Any mark to space ratio is acceptable on DACLRC provided the rising edge is correctly positioned. The ADC data may also be output in DSP early or late modes, with ADCLRC used as a frame sync to identify the MSB of the first word. The minimum number of BCLKs per ADCLRC period is 2 times the selected word length w PD Rev 4.0 March 2004 18 Production Data WM8770 LEFT JUSTIFIED MODE In left justified mode, the MSB of DIN1/2/3/4 is sampled by the WM8770 on the first rising edge of BCLK following a DACLRC transition. The MSB of the ADC data is output on DOUT and changes on the same falling edge of BCLK as ADCLRC and may be sampled on the rising edge of BCLK. ADCLRC and DACLRC are high during the left samples and low during the right samples (Figure 11). 1/fs LEFT CHANNEL DACLRC/ ADCLRC RIGHT CHANNEL BCLK DIN1/2/3/4/ DOUT 1 2 3 n-2 n-1 n 1 2 3 n-2 n-1 n MSB LSB MSB LSB Figure 11 Left Justified Mode Timing Diagram RIGHT JUSTIFIED MODE In right justified mode, the LSB of DIN1/2/3/4 is sampled by the WM8770 on the rising edge of BCLK preceding a DACLRC transition. The LSB of the ADC data is output on DOUT and changes on the falling edge of BCLK preceding a ADCLRC transition and may be sampled on the rising edge of BCLK. ADCLRC and DACLRC are high during the left samples and low during the right samples (Figure 12). 1/fs LEFT CHANNEL DACLRC/ ADCLRC RIGHT CHANNEL BCLK DIN1/2/3/4/ DOUT 1 2 3 n-2 n-1 n 1 2 3 n-2 n-1 n MSB LSB MSB LSB Figure 12 Right Justified Mode Timing Diagram I S MODE In I S mode, the MSB of DIN1/2/3/4 is sampled by the WM8770 on the second rising edge of BCLK following a DACLRC transition. The MSB of the ADC data is output on DOUT and changes on the first falling edge of BCLK following an ADCLRC transition and may be sampled on the rising edge of BCLK. ADCLRC and DACLRC are low during the left samples and high during the right samples. 2 2 1/fs LEFT CHANNEL DACLRC/ ADCLRC RIGHT CHANNEL BCLK 1 BCLK 1 BCLK 3 n-2 n-1 n 1 2 3 n-2 n-1 n DIN1/2/3/4/ DOUT 1 2 MSB LSB MSB LSB Figure 13 I S Mode Timing Diagram 2 w PD Rev 4.0 March 2004 19 WM8770 DSP EARLY MODE Production Data In DSP early mode, the MSB of DAC channel 1 left data is sampled by the WM8770 on the second rising edge on BCLK following a DACLRC rising edge. DAC channel 1 right and DAC channels 2, 3 and 4 data follow DAC channel 1 left data (Figure 14). 1 BCLK 1/fs 1 BCLK DACLRC BCK CHANNEL 1 LEFT DIN1 1 2 n-1 n 1 2 CHANNEL 1 RIGHT n-1 n CHANNEL 2 LEFT 1 2 CHANNEL 4 RIGHT n-1 n NO VALID DATA MSB LSB Input Word Length (IWL) Figure 14 DSP Early Mode Timing Diagram - DAC Data Input The MSB of the left channel ADC data is output on DOUT and changes on the first falling edge of BCLK following a low to high ADCLRC transition and may be sampled on the rising edge of BCLK. The right channel ADC data is contiguous with the left channel data (Figure 15) 1 BCLK 1/fs 1 BCLK ADCLRC BCK LEFT CHANNEL RIGHT CHANNEL NO VALID DATA DOUT 1 2 n-1 n 1 2 n-1 n MSB LSB Input Word Length (IWL) Figure 15 DSP Early Mode Timing Diagram - ADC Data Output w PD Rev 4.0 March 2004 20 Production Data WM8770 DSP LATE MODE In DSP late mode, the MSB of DAC channel 1 left data is sampled by the WM8770 on the first BCLK rising edge following a DACLRC rising edge. DAC channel 1 right and DAC channels 2, 3 and 4 data follow DAC channel 1 left data (Figure 16). 1/fs DACLRC BCK CHANNEL 1 LEFT DIN1 1 2 n-1 n 1 2 CHANNEL 1 RIGHT n-1 n CHANNEL 2 LEFT 1 2 CHANNEL 4 RIGHT n-1 n NO VALID DATA 1 MSB LSB Input Word Length (IWL) Figure 16 DSP Late Mode Timing Diagram - DAC Data Input The MSB of the left channel ADC data is output on DOUT and changes on the same falling edge of BCLK as the low to high ADCLRC transition and may be sampled on the rising edge of BCLK. The right channel ADC data is contiguous with the left channel data (Figure 17). 1/fs ADCLRC BCK LEFT CHANNEL RIGHT CHANNEL NO VALID DATA DOUT 1 2 n-1 n 1 2 n-1 n 1 MSB LSB Input Word Length (IWL) Figure 17 DSP Late Mode Timing Diagram - ADC Data Output In both early and late DSP modes, DACL1 is always sent first, followed immediately by DACR1 and the data words for the other 6 channels. No BCLK edges are allowed between the data words. The word order is DAC1 left, DAC1 right, DAC2 left, DAC2 right, DAC3 left, DAC3 right, DAC4 left, DAC4 right. CONTROL INTERFACE OPERATION The WM8770 is controlled using a 3-wire serial interface in either an SPI compatible configuration or a CCB (Computer Control Bus) configuration. The interface configuration is determined by the state of the CE pin on the rising edge of the RESETB pin. If the CE pin is low on the rising edge of RESETB, CCB configuration is selected. If CE is high on the rising edge of RESETB, SPI compatible configuration is selected. The control interface is 5V tolerant, meaning that the control interface input signals CE, CL and DI may have an input high level of 5V while DVDD is 3V. Input thresholds are determined by DVDD. RESETB is also 5V tolerant. w PD Rev 4.0 March 2004 21 WM8770 3-WIRE (SPI COMPATIBLE) SERIAL CONTROL MODE Production Data DI is used for the program data, CL is used to clock in the program data and CE is used to latch the program data. DI is sampled on the rising edge of CL. The 3-wire interface protocol is shown in Figure 18. CE CL DI B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 Figure 18 3-wire SPI compatible Interface 1. 2. 3. B[15:9] are Control Address Bits B[8:0] are Control Data Bits CE is edge sensitive - the data is latched on the rising edge of CE. CCB INTERFACE MODE CCB Interface mode allows multiple devices to be controlled off a common 3-wire bus. Each device on the 3-wire bus has its own identifying address. The WM8770 supports write only CCB interface mode. DI is used for the device address and program data and CL is used to clock in the address and data on DI. DI is sampled on the rising edge of CL. CE indicates whether the data on DI is the device address or program data. The eight clocks before a rising edge on CE will clock in the device address. The device address is latched on the rising edge of CE. The sixteen clocks before a falling edge on CE will clock in the program data. The program data is latched on the falling edge of CE. CE CL DI A0 A1 A2 A3 A4 A5 A6 A7 D0 D1 D2 D3 D14 D15 Figure 19 CCB Interface - CL stopped low CE CL DI A0 A1 A2 A3 A4 A5 A6 A7 D0 D1 D2 D3 D14 D15 Figure 20 CCB Interface - CL stopped high 1. 2. 3. A[7:0] are Device Address bits D[15:9] are Control Address bits D[8:0] are Control Data bits The address A[7:0] for WM8770 is 8Ch (10001100). w PD Rev 4.0 March 2004 22 Production Data WM8770 DIGITAL AUDIO INTERFACE CONTROL REGISTER Interface format is selected via the FMT[1:0] register bits: REGISTER ADDRESS 10110 Interface Control BIT 1:0 LABEL FMT[1:0] DEFAULT 10 DESCRIPTION Interface format Select 00 : right justified mode 01: left justified mode 10: I2S mode 11: DSP (early or late) mode CONTROL INTERFACE REGISTERS In left justified, right justified or I2S modes, the LRP register bit controls the polarity of ADCLRC/DACLRC. If this bit is set high, the expected polarity of ADCLRC/DACLRC will be the opposite of that shown Figure 11, Figure 12 and Figure 13. Note that if this feature is used as a means of swapping the left and right channels, a 1 sample phase difference will be introduced. In DSP modes, the LRP register bit is used to select between early and late modes. REGISTER ADDRESS 10110 Interface Control BIT 2 LABEL LRP DEFAULT 0 DESCRIPTION In left/right/I2S modes: ADCLRC/DACLRC Polarity (normal) 0 : normal ADCLRC/DACLRC polarity 1: inverted ADCLRC/DACLRC polarity In DSP mode: 0 : Early DSP mode 1: Late DSP mode By default, ADCLRC/DACLRC and DIN1/2/3/4 are sampled on the rising edge of BCLK and should ideally change on the falling edge. Data sources that change ADCLRC/DACLRC and DIN1/2/3/4 on the rising edge of BCLK can be supported by setting the BCP register bit. Setting BCP to 1 inverts the polarity of BCLK to the inverse of that shown in Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, Figure 16 and Figure 17. REGISTER ADDRESS 10110 Interface Control BIT 3 LABEL BCP DEFAULT 0 DESCRIPTION BCLK Polarity (DSP modes) 0 : normal BCLK polarity 1: inverted BCLK polarity The IWL[1:0] bits are used to control the input word length. REGISTER ADDRESS 10110 Interface Control BIT 5:4 LABEL WL[1:0] DEFAULT 10 DESCRIPTION Input Word Length 00 : 16 bit data 01: 20 bit data 10: 24 bit data 11: 32 bit data Note: If 32-bit mode is selected in right justified mode, the WM8770 defaults to 24 bits. In all modes, the data is signed 2's complement. The digital filters always input 24-bit data. If the DAC is programmed to receive 16 or 20 bit data, the WM8770 pads the unused LSBs with zeros. If the DAC is programmed into 32 bit mode, the 8 LSBs are ignored. Note: In 24 bit I2S mode, any width of 24 bits or less is supported provided that ADCLRC/DACLRC is high for a minimum of 24 BCLKs and low for a minimum of 24 BCLKs. A number of options are available to control how data from the Digital Audio Interface is applied to the DAC channels. Control bit MS selects between audio interface Master and Slave Modes. In Master mode ADCLRC, DACLRC and BCLK are outputs and are generated by the WM8770. In Slave mode ADCLRC, DACLRC and BCLK are inputs to WM8770. w PD Rev 4.0 March 2004 23 WM8770 REGISTER ADDRESS 10111 Interface Control BIT 8 LABEL MS DEFAULT 0 Production Data DESCRIPTION Audio Interface Master/Slave Mode select: 0 : Slave Mode 1: Master Mode MASTER MODE ADCLRC/DACLRC FREQUENCY SELECT In Master mode the WM8770 generates ADCLRC, DACLRC and BCLK. These clocks are derived from master clock and the ratio of MCLK to ADCLRC and DACLRC are set by ADCRATE and DACRATE. REGISTER ADDRESS 10111 ADCLRC and DACLRC Frequency Select BIT 2:0 LABEL ADCRATE[2:0] DEFAULT 010 DESCRIPTION Master Mode MCLK:ADCLRC ratio select: 010: 256fs 011: 384fs 100: 512fs 101: 768fs Master Mode MCLK:DACLRC ratio select: 000: 128fs 001: 192fs 010: 256fs 011: 384fs 100: 512fs 101: 768fs 6:4 DACRATE[2:0] 010 ADC OVERSAMPLING RATE SELECT For ADC operation at 96kHz it is recommended that the user set the ADCOSR bit. This changes the ADC signal processing oversample rate to 64fs. REGISTER ADDRESS 10111 ADC Oversampling Rate BIT 3 LABEL ADCOSR DEFAULT 0 DESCRIPTION ADC oversampling rate select 0: 128x oversampling 1: 64x oversampling MUTE MODES The WM8770 has individual mutes for each of the four DAC channels. Setting MUTE for a channel will apply a `soft' mute to the input of the digital filters of the channel muted. DMUTE[0] mutes DAC channel 1, DMUTE[1] mutes DAC channel 2, DMUTE[2] mutes DAC channel 3 & DMUTE[3] mutes DAC channel 4. REGISTER ADDRESS 10100 Mute Control BIT 3:0 LABEL DMUTE[3:0] DEFAULT 0 DESCRIPTION DAC Soft Mute select 0 : Normal Operation 1: Soft mute enabled Setting the MUTEALL register bit will apply a 'soft' mute to the input of all the DAC digital filters: REGISTER ADDRESS 10100 Mute Control BIT 4 LABEL MUTEALL DEFAULT 0 DESCRIPTION Soft Mute select 0 : Normal Operation 1: Soft mute all channels w PD Rev 4.0 March 2004 24 Production Data 1.5 1 0.5 0 -0.5 -1 -1.5 -2 -2.5 0 0.001 0.002 0.003 Time(s) 0.004 0.005 WM8770 0.006 Figure 21 Application and Release of Soft Mute Figure 21 shows the application and release of MUTE whilst a full amplitude sinusoid is being played at 48kHz sampling rate. When MUTE (lower trace) is asserted, the output (upper trace) begins to decay exponentially from the DC level of the last input sample. The output will decay towards VMID with a time constant of approximately 64 input samples. If MUTE is applied to all channels for 1024 or more input samples the DAC will be muted if IZD is set. When MUTE is de-asserted, the output will restart immediately from the current input sample. Note that all other means of muting the DAC channels: setting the PL[3:0] bits to 0, setting the PDWN bit or setting attenuation to 0 will cause much more abrupt muting of the output. Each ADC channel also has an individual mute control bit, which mutes the input to the ADC. In addition both channels may be muted by setting ADCMUTE. REGISTER ADDRESS 11001 ADC Mute BIT 7 LABEL ADCMUTE DEFAULT 0 DESCRIPTION ADC MUTE Left and Right 0 : Normal Operation 1: mute ADC left and ADC right ADC Mute select 0 : Normal Operation 1: mute ADC left ADC Mute select 0 : Normal Operation 1: mute ADC right 11001 ADC Mute Left 11010 ADC Mute Right 5 MUTE 0 5 MUTE 0 The Record outputs may be enabled by setting RECEN, where RECEN enables the REC1L and REC1R outputs. REGISTER ADDRESS 10100 Mute Control BIT 5 LABEL RECEN DEFAULT 0 DESCRIPTION REC Output Enable 0 : REC output muted 1: REC output enabled w PD Rev 4.0 March 2004 25 WM8770 DE-EMPHASIS MODE Production Data A digital De-emphasis filter may be applied to each DAC channel. The De-emphasis filter for each stereo channel is enabled under the control of DEEMP[3:0]. DEEMP[0] enables the de-emphasis filter for channel 1, DEEMP[1] enables the de-emphasis filter for channel 2, DEEMP[2] enables the de-emphasis filter for channel 3 and DEEMP[3] enables the de-emphasis filter for channel 4. REGISTER ADDRESS 10101 DAC De-emphasis Control BIT LABEL DEFAULT 0000 DESCRIPTION De-emphasis mode select: 0 : Normal Mode 1: De-emphasis Mode [3:0] DEEMPH[3:0] Refer to Figure 31, Figure 32, Figure 33, Figure 34, Figure 35 and Figure 36 for details of the DeEmphasis modes at different sample rates. POWERDOWN MODE AND ADC/DAC DISABLE Setting the PDWN register bit immediately powers down the WM8770, including the references, overriding all other powerdown control bits. All trace of the previous input samples are removed, but all control register settings are preserved. When PDWN is cleared the digital filters will be reinitialised. It is recommended that the 8-channel input mux and buffer, ADC, DAC and output mixers and EVRs are powered down before setting PDWN. REGISTER ADDRESS 11000 Powerdown Control BIT 0 LABEL PDWN DEFAULT 0 DESCRIPTION Power Down Mode Select: 0 : Normal Mode 1: Power Down Mode The ADC and DACs may also be powered down by setting the ADCD and DACD disable bits. Setting ADCD will disable the ADC and select a low power mode. The ADC digital filters will be reset and will reinitialise when ADCD is reset. Each Stereo DAC channel has a separate disable DACD[3:0]. Setting DACD for a channel will disable the DACs and select a low power mode. Resetting DACD will reinitialise the digital filters. DACD[0] disbles DAC1, DACD[1] disables DAC2, DACD[2] disables DAC3 and DACD[3] disables DAC4, REGISTER ADDRESS 11000 Powerdown Control BIT 1 LABEL ADCD DEFAULT 1 DESCRIPTION ADC Disable: 0 : Normal Mode 1: Power Down Mode DAC Disable: 0 : Normal Mode 1: Power Down Mode 5:2 DACD[3:0] 1111 ATTENUATOR CONTROL MODE Setting the ATC register bit causes the left channel attenuation settings to be applied to both left and right channel DACs from the next audio input sample. No update to the attenuation registers is required for ATC to take effect. REGISTER ADDRESS 10011 DAC Channel Control BIT 1 LABEL ATC DEFAULT 0 DESCRIPTION Attenuator Control Mode: 0 : Right channels use Right attenuations 1: Right Channels use Left Attenuations w PD Rev 4.0 March 2004 26 Production Data WM8770 INFINITE ZERO DETECT ENABLE Setting the IZD register bit will enable the internal infinite zero detect function: REGISTER ADDRESS 10011 DAC Channel Control BIT 2 LABEL IZD DEFAULT 0 DESCRIPTION Infinite zero Mute Enable 0 : disable inifinite zero mute 1: enable infinite zero Mute With IZD enabled, applying 1024 consecutive zero input samples to all 8 DAC channels will cause all DAC outputs to be muted. Mute will be removed as soon as any channel receives a non-zero input. ZERO FLAG OUTPUT The DZFM control bits allow the selection of the eight DAC channel zero flag bits for output on the ZFLAG1 and ZFLAG2 pins. A `1' on ZFLAG1 or ZFLAG2 indicates 1024 consecutive zero input samples to the channels selected. REGISTER ADDRESS 10101 Zero Flag Select BIT 7:4 LABEL DZFM[3:0] DEFAULT 0000 DESCRIPTION Selects the ouput for ZFLAG1 and ZFLAG2 pins (see Table 9). A `1' indicates 1024 consecutive zero input samples on the channels selected. DAC OUTPUT CONTROL The DAC output control word determines how the left and right inputs to the audio Interface are applied to the left and right DACs: REGISTER ADDRESS 10011 DAC Control BIT 7:4 LABEL PL[3:0] DEFAULT 1001 PL[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 DESCRIPTION Left Output Mute Left Right (L+R)/2 Mute Left Right (L+R)/2 Mute Left Right (L+R)/2 Mute Left Right (L+R)/2 Right Output Mute Mute Mute Mute Left Left Left Left Right Right Right Right (L+R)/2 (L+R)/2 (L+R)/2 (L+R)/2 w PD Rev 4.0 March 2004 27 WM8770 DAC ANALOGUE VOLUME CONTROL Production Data The DAC volume may be adjusted independently in both the analogue and digital domain using separate volume control registers. REGISTER ADDRESS 00000 Analogue Attenuation DACL1 BIT 6:0 7 LABEL L1A[6:0] L1ZCEN DEFAULT 1111111 (0dB) 0 DESCRIPTION Attenuation data for Left channel DACL1 in 1dB steps. See Table 11 DACL1 zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store L1A in intermediate latch (no change to output) 1: Store L1A and update attenuation on all channels. Attenuation data for Right channel DACR1 in 1dB steps. See Table 11 DACR1 zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store R1A in intermediate latch (no change to output) 1: Store R1A and update attenuation on all channels. Attenuation data for Left channel DACL2 in 1dB steps. See Table 11 DACL2 zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store L2A in intermediate latch (no change to output) 1: Store L2A and update attenuation on all channels. Attenuation data for Right channel DACR2 in 1dB steps. See Table 11 DACR2 zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store R2A in intermediate latch (no change to output) 1: Store R2A and update attenuation on all channels. Attenuation data for Left channel DACL3 in 1dB steps. See Table 11 DACL3 zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store L3A in intermediate latch (no change to output) 1: Store L3A and update attenuation on all channels. Attenuation data for Right channel DACL3 in 1dB steps. See Table 11 DACR3 zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store R3A in intermediate latch (no change to output) 1: Store R3A and update attenuation on all channels. PD Rev 4.0 March 2004 28 8 UPDATE Not latched 00001 Analogue Attenuation DACR1 6:0 7 R1A[6:0] R1ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 00010 Analogue Attenuation DACL2 6:0 7 L2A[6:0] L2ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 00011 Analogue Attenuation DACR2 6:0 7 R2A[6:0] R2ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 00100 Analogue Attenuation DACL3 6:0 7 L3A[6:0] L3ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 00101 Analogue Attenuation DACR3 6:0 7 R3A[6:0] R3ZCEN 1111111 (0dB) 0 8 UPDATE Not latched w Production Data REGISTER ADDRESS 00110 Analogue Attenuation DACL4 BIT 6:0 7 LABEL L4A[6:0] L4ZCEN DEFAULT 1111111 (0dB) 0 DESCRIPTION WM8770 Attenuation data for Left channel DACL4 in 1dB steps. See Table 11 DACL4 zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store L4A in intermediate latch (no change to output) 1: Store L4A and update attenuation on all channels. Attenuation data for Right channel DACL4 in 1dB steps. See Table 11 DACR4 zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store R4A in intermediate latch (no change to output) 1: Store R4A and update attenuation on all channels. Attenuation data for all channel DAC in 1dB steps. See Table 11 Master zero cross detect enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store gain in intermediate latch (no change to output) 1: Store gain and update attenuation on all channels. 8 UPDATE Not latched 00111 Analogue Attenuation DACR4 6:0 7 R4A[6:0] R4ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 01000 Master Analogue Attenuation (all channels) 6:0 7 MASTA[6:0] MZCEN 1111111 (0dB) 0 8 UPDATE Not latched Table 10 Attenuation Register Map Each DAC channel volume can be controlled digitally in an analogue volume stage after the DAC. Attenuation is 0dB by default but can be set between 0 and -100dB in 1dB steps using the 7 Attenuation control words. All attenuation registers are double latched allowing new values to be prelatched to several channels before being updated synchronously. Setting the UPDATE bit on any attenuation write will cause all pre-latched values to be immediately applied to the DAC channels. A master attenuation register is also included, allowing all volume levels to be set to the same value in a single write. Note: The UPDATE bit is not latched. If UPDATE=0, the Attenuation value will be written to the prelatch but not applied to the relevant DAC. If UPDATE=1, all pre-latched values will be applied from the next input sample. Writing to MASTA[6:0] overwrites any values previously sent to L1A[6:0], L2A[6:0], L3A[6:0], L4A[6:0], R1A[6:0], R2A[6:0], R3A[6:0], R4A[6:0]. In addition a zero cross detect circuit is provided for each DAC volume under the control of bit 7 (xZCEN) in each DAC attenuation register. When ZCEN is set the attenuation values are only updated when the input signal to the gain stage is close to the analogue ground level. This minimises audible clicks and `zipper' noise as the gain values change. A timeout clock is also provided which will generate an update after a minimum of 131072 master clocks (= ~10.5ms with a master clock of 12.288MHz). The timeout clock may be disabled by setting TOD. REGISTER ADDRESS 10011 Timeout Clock Disable BIT 3 LABEL TOD DEFAULT 0 DESCRIPTION DAC Analogue Zero cross detect timeout disable 0 : Timeout enabled 1: Timeout disabled w PD Rev 4.0 March 2004 29 WM8770 DAC ANALOGUE OUTPUT ATTENUATION Production Data Register bits L1A and R1A control the left and right channel attenuation of DAC 1. Register bits L2A and R2A control the left and right channel attenuation of DAC 2. Register bits L3A and R3A control the left and right channel attenuation of DAC 3. Register bits L4A and R4A control the left and right channel attenuation of DAC 4. Register bits MASTA can be used to control attenuation of all channels. Table 8 shows how the attenuation levels are selected from the 7-bit words. L/RAx[6:0] 00(hex) : 1A(hex) 1B(hex) : 7D(hex) 7E(hex) 7F(hex) ATTENUATION LEVEL -dB (mute) : -dB (mute) -100dB : -2dB -1dB 0dB Table 11 Analogue Volume Control Attenuation Levels DAC DIGITAL VOLUME CONTROL The DAC volume may also be adjusted in the digital domain using independent digtal attenuation control registers REGISTER ADDRESS 01001 Digital Attenuation DACL1 BIT 7:0 8 LABEL LDA1[7:0] UPDATE DEFAULT 11111111 (0dB) Not latched DESCRIPTION Digital Attenuation data for Left channel DACL1 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store LDA1 in intermediate latch (no change to output) 1: Store LDA1 and update attenuation on all channels Digital Attenuation data for Right channel DACR1 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store RDA1 in intermediate latch (no change to output) 1: Store RDA1 and update attenuation on all channels. Digital Attenuation data for Left channel DACL2 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store LDA2 in intermediate latch (no change to output) 1: Store LDA2 and update attenuation on all channels. Digital Attenuation data for Right channel DACR2 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store RDA2 in intermediate latch (no change to output) 1: Store RDA2 and update attenuation on all channels. Digital Attenuation data for Left channel DACL3 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store LDA3 in intermediate latch (no change to output) 1: Store LDA3 and update attenuation on all channels. Digital Attenuation data for Right channel DACR3 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store RDA3 in intermediate latch (no change to output) 1: Store RDA3 and update attenuation on all channels. PD Rev 4.0 March 2004 30 01010 Digital Attenuation DACR1 7:0 8 RDA1[6:0] UPDATE 11111111 (0dB) Not latched 01011 Digital Attenuation DACL2 7:0 8 LDA2[7:0] UPDATE 11111111 (0dB) Not latched 01100 Digital Attenuation DACR2 7:0 8 RDA2[7:0] UPDATE 11111111 (0dB) Not latched 01101 Digital Attenuation DACL3 7:0 8 LDA3[7:0] UPDATE 11111111 (0dB) Not latched 01110 Digital Attenuation DACR3 7:0 8 RDA3[7:0] UPDATE 11111111 (0dB) Not latched w Production Data REGISTER ADDRESS 01111 Digital Attenuation DACL4 BIT 7:0 8 LABEL LDA4[7:0] UPDATE DEFAULT 11111111 (0dB) Not latched DESCRIPTION WM8770 Digital Attenuation data for Left channel DACL4 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store LDA4 in intermediate latch (no change to output) 1: Store LDA4 and update attenuation on all channels. Digital Attenuation data for Right channel DACR4 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store RDA4 in intermediate latch (no change to output) 1: Store RDA4 and update attenuation on all channels. Digital Attenuation data for all DAC channels in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store gain in intermediate latch (no change to output) 1: Store gain and update attenuation on all channels. 10000 Digital Attenuation DACR4 7:0 8 RDA4[7:0] UPDATE 11111111 (0dB) Not latched 10001 Master Digital Attenuation (all channels) 7:0 8 MASTDA[7:0] UPDATE 11111111 (0dB) Not latched L/RDAX[7:0] 00(hex) 01(hex) : : : FE(hex) FF(hex) ATTENUATION LEVEL - dB (mute) -127.5dB : : : -0.5dB 0dB Table 12 Digital Volume Control Attenuation Levels The Digital volume control also incorporates a zero cross detect circuit which detects a transition through the zero point before updating the digital volume control with the new volume. This is enabled by control bit DZCEN. REGISTER ADDRESS 10011 DAC Control BIT 0 LABEL DZCEN DEFAULT 0 DESCRIPTION DAC Digital Volume Zero Cross Enable: 0: Zero cross detect disabled 1: Zero cross detect enabled w PD Rev 4.0 March 2004 31 WM8770 DAC OUTPUT PHASE Production Data The DAC Phase control word determines whether the output of each DAC is non-inverted or inverted REGISTER ADDRESS 10010 DAC Phase BIT 7:0 LABEL PH[7:0] DEFAULT 00000000 Bit 0 1 2 3 4 5 6 7 DESCRIPTION DAC DAC1L DAC1R DAC2L DAC2R DAC3L DAC3R DAC4L DAC4R Phase 1 = invert 1 = invert 1 = invert 1 = invert 1 = invert 1 = invert 1 = invert 1 = invert ADC GAIN CONTROL Control bits LAG[4:0] and RAG[4:0] control the ADC input gain, allowing the user to attenuate the ADC input signal to match the full-scale range of the ADC. The gain is independently adjustable on left and right inputs. Left and right inputs may also be independently muted. The LRBOTH control bit allows the user to write the same attenuation value to both left and right volume control registers. The ADC volume and mute also applies to the bypass signal path. REGISTER ADDRESS 11001 Attenuation ADCL BIT 4:0 5 LABEL LAG[4:0] MUTE DEFAULT 01100 (0dB) 0 DESCRIPTION Attenuation data for Left channel ADC gain in 1dB steps. See Table 13 Mute for Left channel ADC: 0: Mute off 1: Mute on Setting LRBOTH will write the same gain value to LAG[4:0] and RAG[4:0] Attenuation data for right channel ADC gain in 1dB steps. See Table 13 Mute for RIght channel ADC: 0: Mute off 1: Mute on Setting LRBOTH will write the same gain value to RAG[4:0] and LAG[4:0] 6 11010 Attenuation ADCR 4:0 5 LRBOTH RAG[4:0] MUTE 0 01100 (0dB) 0 6 LRBOTH 0 ADC INPUT GAIN Registers LAG and RAG control the left and right channel gain into the stereo ADC in 1dB steps from +19dB to -12dB Table 8 shows how the attenuation levels are selected from the 5-bit words. L/RAG[6:0] 0 : 01100 : 11111 Table 13 ADC Gain Control ATTENUATION LEVEL -12dB : 0dB : +19dB w PD Rev 4.0 March 2004 32 Production Data WM8770 ADC HIGHPASS FILTER DISABLE The ADC digital filters contain a digital highpass filter. This defaults to enabled and can be disabled using software control bit ADCHPD. REGISTER ADDRESS 10110 ADC control BIT 8 LABEL ADCHPD DEFAULT 0 DESCRIPTION ADC Highpass filter disable: 0: Highpass filter enabled 1: Highpass filter disabled ADC INPUT MUX AND POWERDOWN CONTROL REGISTER ADDRESS 11011 ADC Mux and Powerdown Control BIT 2:0 6:4 8 LABEL LMX[2:0] RMX[2:0] AINPD DEFAULT 000 000 1 DESCRIPTION ADC left channel input mux control bits (see Table 14) ADC right channel input mux control bits (see Table 14) Input mux and buffer powerdown 0: Input mux and buffer enabled 1: Input mux and buffer powered down Register bits LMX and RMX control the left and right channel inputs into the stereo ADC. The default is AIN1. However if the analogue input buffer is powered down, by setting AINPD, then all 8-channel mux inputs are switched to buffered VMIDADC. LMX[2:0] 000 001 010 011 100 101 110 111 LEFT ADC INPUT AIN1L AIN2L AIN3L AIN4L AIN5L AIN6L AIN7L AIN8L RMX[2:0] 000 001 010 011 100 101 110 111 RIGHT ADC INPUT AIN1R AIN2R AIN3R AIN4R AIN5R AIN6R AIN7R AIN8R Table 14 ADC Input Mux Control OUTPUT SELECT AND ENABLE CONTROL Register bits MX1 to MX4 control the output select. The output select block consists of a summing stage and an input select switch for each input allowing each signal to be output individually or summed with other signals and output on each analogue output. The default for all outputs is DAC playback only. VOUT1/2/3 may be selected to output DAC playback, AUX, analogue bypass or a sum of these using the output select controls MX1/2/3[2:0]. VOUT4 may be selected to output DAC playback, analogue bypass or a sum of these signals using MX4[1:0]. It is recommended that bypass is not selected for output on more than two stereo channels simultaneously to avoid overloading the input buffer, resulting in a decrease in performance. The output mixers and EVRs can be powered down under control of OUTPD[3:0]. Each stereo channel may be powered down separately. Setting OUTPD[3:0] will power off the mixer and EVR and switch the analogue outputs VOUTL/R to VMIDDAC to maintain a dc level on the output. When setting OUTPD MX1/2/3/4 should be set to deselect all signals. w PD Rev 4.0 March 2004 33 WM8770 REGISTER ADDRESS 11100 Output Mux and Powerdown Control BIT 2:0 LABEL MX1[2:0] DEFAULT 001 (DAC playback) Production Data DESCRIPTION VOUT1 Output select (see Figure 22) 5:3 8:7 MX2[2:0] OUTPD[1:0] 001 (DAC playback) 11 VOUT2 Output select (see Figure 22) Mixer and EVR Powerdown select 0: mixer and EVR enabled 1: mixer and EVR powered down VOUT3 Output select (see 11101 Output Mux and Powerdown Control 2:0 MX3[2:0] 001 (DAC playback) Figure 22) 4:3 8:7 MX4[1:0] OUTPD[3:2] 01 (DAC playback) 11 VOUT4 Output select (see Figure 23) Mixer and EVR Powerdown select 0: mixer and EVR enabled 1: mixer and EVR powered down MX1/2/3[2:0] selects the output for VOUT1/2/3. MX[0] DAC MX[1] AUX MX[2] BYPASS VOUT Figure 22 MX1/2/3[2:0] Output Select MX4[1:0] selects the output for VOUT4L/R. MX4[0] DAC4 MX4[1] BYPASS VOUT4 Figure 23 MX4[1:0] Output Select SOFTWARE REGISTER RESET Wrting to register 11111 will cause a register reset, resetting all register bits to their default values. w PD Rev 4.0 March 2004 34 Production Data WM8770 REGISTER MAP The complete register map is shown below. The detailed description can be found in the relevant text of the device description. The WM8770 can be configured using the Control Interface. All unused bits should be set to `0'. REGISTER R0(00h) R1(01h) R2(02h) R3(03h) R4(04h) R5(05h) R6(06h) R7(07h) R8(08h) R9(09h) R10(0Ah) R11(0Bh) R12(0Ch) R13(0Dh) R14(0Eh) R15(0Fh) R16(10h) R17(11h) R18(12h) R19(13h) R20(14h) R21(15h) R22(16h) R23(17h) R24(18h) R25(19h) R26(1Ah) R27(1Bh) R28(1Ch) R29(1Dh) R31(1Fh) B15 B14 B13 B12 B11 B10 B9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 B8 UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE UPDATE 0 0 0 0 ADCHPD MS 0 0 0 AINPD 0 0 0 0 MUTE MUTE RMX[2:0] 0 0 0 RESET DATA MX2[2:0] MX4[1:0] 0 0 0 PL RECEN MUTEALL B7 L1ZCEN R1ZCEN L2ZCEN R2ZCEN L3ZCEN R3ZCEN L4ZCEN R4ZCEN MZCEN B6 B5 B4 B3 L1A[6:0] R1A[6:0] L2A[6:0] R2A[6:0] L3A[6:0] R3A[6:0] L4A[6:0] R4A[6:0] MASTA[6:0] LDA1[7:0] RDA1[7:0] LDA2[7:0] RDA2[7:0] LDA3[7:0] RDA3[7:0] LDA4[7:0] RDA4[7:0] MASTDA[7:0] PHASE[7:0] TOD IZD ATC DZCEN B2 B1 B0 DEFAULT X01111111 X01111111 X01111111 X01111111 X01111111 X01111111 X01111111 X01111111 X01111111 X11111111 X11111111 X11111111 X11111111 X11111111 X11111111 X11111111 X11111111 X11111111 000000000 010010000 000000000 000000000 000100010 000100010 000111110 000001100 000001100 LMX[2:0] MX1[2:0] MX3[2:0] 100000000 110001001 110001001 not reset DEFAULT DMUTE[3:0] DEEMP[3:0] DZFM[3:0] 0 WL[1:0] DACRATE[2:0] BCP ADCOSR DACD[3:0] LRP FMT[1:0] ADCRATE[2:0] ADCD PWDN ADCMUTE LRBOTH 0 0 LRBOTH LAG[4:0] RAG[4:0] OUTPD[1:0] OUTPD[3:2] ADDRESS w PD Rev 4.0 March 2004 35 WM8770 REGISTER ADDRESS 00000 Analogue Attenuation DACL1 BIT 6:0 LABEL L1A[6:0] DEFAULT 1111111 (0dB) 0 DESCRIPTION Production Data Attenuation Data for Left Channel DACL1 in 1dB steps. See Table 11 DACL1 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store DACL1 in intermediate latch (no change to output) 1: Store DACL1 and update attenuation on all channels. Attenuation Data for Left channel DACL1 in 1dB steps. See Table 11 DACR1 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store DACR1 in intermediate latch (no change to output) 1: Store DACR1 and update attenuation on all channels. Attenuation Data for Left Channel DACL2 in 1dB Steps. See Table 11 DACL2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store DACL2 in intermediate latch (no change to output) 1: Store DACL2 and update attenuation on all channels. Attenuation Data for Right Channel DACR2 in 1dB steps. See Table 11 DACR2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store DACR2 in intermediate latch (no change to output) 1: Store DACR2 and update attenuation on all channels. Attenuation Data for Left channel DACL3 in 1dB steps. See Table 11 DACL2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store DACL3 in intermediate latch (no change to output) 1: Store DACL3 and update attenuation on all channels. Attenuation Data for Left channel DACL3 in 1dB steps. Table 11 DACR2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store DACR3 in intermediate latch (no change to output) 1: Store DACR3 and update attenuation on all channels. 7 L1ZCEN 8 UPDATE Not latched 00001 Analogue Attenuation DACR1 6:0 R1A[6:0] 1111111 (0dB) 0 7 R1ZCEN 8 UPDATE Not latched 00010 Analogue Attenuation DACL2 6:0 7 L2A[6:0] L2ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 00011 Analogue Attenuation DACR2 6:0 7 R2A[6:0] R2ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 00100 Analogue Attenuation DACL3 6:0 7 L3A[6:0] L3ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 00101 Analogue Attenuation DACR3 6:0 7 R3A[6:0] R3ZCEN 1111111 (0dB) 0 8 UPDATE Not latched w PD Rev 4.0 March 2004 36 Production Data REGISTER ADDRESS 00110 Analogue Attenuation DACL4 BIT 6:0 7 LABEL L4A[6:0] L4ZCEN DEFAULT 1111111 (0dB) 0 DESCRIPTION WM8770 Attenuation Data for Left Channel DACL4 in 1dB steps. See Table 11 DACL2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store DACL4 in intermediate latch (no change to output) 1: Store DACL4 and update attenuation on all channels. Attenuation Data for Left Channel DACL4 in 1dB steps. See Table 11 DACR2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store DACR4 in intermediate latch (no change to output) 1: Store DACR4 and update attenuation on all channels. Attenuation Data for all DAC Gains in 1dB steps. See Table 11 Master Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled Controls simultaneous update of all Attenuation Latches 0: Store gains in intermediate latch (no change to output) 1: Store gains and update attenuation on all channels. Digital Attenuation Data for Left Channel DACL1 in 0.5dB steps. See Table 12 Controls simultaneous Update of all Attenuation Latches 0: Store LDA1 in intermediate latch (no change to output) 1: Store LDA1 and update attenuation on all channels Digital Attenuation Data for Right Channel DACR1 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store RDA1 in intermediate latch (no change to output) 1: Store RDA1 and update attenuation on all channels. Digital Attenuation data for Left channel DACL2 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store LDA2 in intermediate latch (no change to output) 1: Store LDA2 and update attenuation on all channels. Digital Attenuation Data for Right Channel DACR2 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store RDA2 in intermediate latch (no change to output) 1: Store RDA2 and update attenuation on all channels. Digital Attenuation Data for Left Channel DACL3 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store LDA3 in intermediate latch (no change to output) 1: Store LDA3 and update attenuation on all channels. 8 UPDATE Not latched 00111 Analogue Attenuation DACR4 6:0 7 R4A[6:0] R4ZCEN 1111111 (0dB) 0 8 UPDATE Not latched 01000 Analogue Master Attenuation (all channels) 6:0 7 MASTA[6:0] MZCEN 1111111 (0dB) 0 8 UPDATE Not latched 01001 Digital Attenuation DACL1 7:0 8 LDA1[7:0] UPDATE 11111111 (0dB) Not latched 01010 Digital Attenuation DACR1 7:0 8 RDA1[6:0] UPDATE 11111111 (0dB) Not latched 01011 Digital Attenuation DACL2 7:0 8 LDA2[7:0] UPDATE 11111111 (0dB) Not latched 01100 Digital Attenuation DACR2 7:0 8 RDA2[7:0] UPDATE 11111111 (0dB) Not latched 01101 Digital Attenuation DACL3 7:0 8 LDA3[7:0] UPDATE 11111111 (0dB) Not latched w PD Rev 4.0 March 2004 37 WM8770 REGISTER ADDRESS 01110 Digital Attenuation DACR3 BIT 7:0 8 LABEL RDA3[7:0] UPDATE DEFAULT 11111111 (0dB) Not latched DESCRIPTION Production Data Digital Attenuation Data for Right channel DACR3 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store RDA3 in intermediate latch (no change to output) 1: Store RDA3 and update attenuation on all channels. Digital Attenuation Data for Left Channel DACL4 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store LDA4 in intermediate latch (no change to output) 1: Store LDA4 and update attenuation on all channels. Digital Attenuation Data for Right Channel DACR4 in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store RDA4 in intermediate latch (no change to output) 1: Store RDA4 and update attenuation on all channels. Digital Attenuation Data for all DAC Channels in 0.5dB steps. See Table 12 Controls simultaneous update of all Attenuation Latches 0: Store gain in intermediate latch (no change to output) 1: Store gain and update attenuation on all channels. Controls Phase of DAC Outputs 0: Sets non inverted output phase 1: inverts phase of DAC output DAC Digital Volume Zero Cross Enable: 0: Zero Cross detect disabled 1: Zero Cross detect enabled Attenuator Control 0: All DACs use attenuations as programmed. 1: Right channel DACs use corresponding left DAC attenuations Infinite Zero Detection Circuit Control and Automute Control 0: Infinite zero detect automute disabled 1: Infinite zero detect automute enabled DAC Analogue Zero Cross Detect Timeout Disable 0 : Timeout enabled 1: Timeout disabled DAC Output Control PL[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 Left Output Mute Left Right (L+R)/2 Mute Left Right (L+R)/2 Right Output Mute Mute Mute Mute Left Left Left Left PL[3:0] 1000 1001 1010 1011 1100 1101 1110 1111 Left Output Mute Left Right (L+R)/2 Mute Left Right (L+R)/2 Right Output Right Right Right Right (L+R)/2 (L+R)/2 (L+R)/2 (L+R)/2 01111 Digital Attenuation DACL4 7:0 8 LDA4[7:0] UPDATE 11111111 (0dB) Not latched 10000 Digital Attenuation DACR4 7:0 8 RDA4[7:0] UPDATE 11111111 (0dB) Not latched 10001 Master Digital Attenuation (all channels) 10010 Phase swaps 10011 DAC Control 7:0 8 MASTDA[7:0] UPDATE 11111111 (0dB) Not latched 7:0 PHASE 00000000 0 DZCEN 0 1 ATC 0 2 IZD 0 3 7:4 TOD PL[3:0] 0 1001 w PD Rev 4.0 March 2004 38 Production Data REGISTER ADDRESS 10100 Mute Control BIT 3:0 LABEL DMUTE[3:0] DEFAULT 0000 DESCRIPTION DAC Channel Soft Mute Enables: 0: mute disabled 1: mute enabled WM8770 4 MUTEALL 0 DAC Channel Master Soft Mute. Mutes all DAC channels: 0: mute disabled 1: mute enabled REC Output Enable 0 : REC output muted 1: REC output enabled De-emphasis Mode Select: 0 : Normal Mode 1: De-emphasis Mode Selects the ouput for ZFLG1 and ZFLG2 pins (see Table 9). 1: indicates 1024 consecutive zero input samples on the channels selected 0: indicates at least one of selected channels has non zero sample in last 1024 inputs Interface Format Select 00: right justified mode 01: left justified mode 10: I2S mode 11: DSP mode ADCLRC/DACLRC Polarity or DSP Early/Late mode select Left Justified / Right Justified / I 2S 0: Standard DACLRC Polarity 1: Inverted DACLRC Polarity DSP Mode 0: Early DSP mode 1: Late DSP mode 5 RECEN 0 10101 DAC Control 3:0 DEEMP[3:0] 0000 7:4 DZFM[3:0] 0000 1:0 10110 Interface Control 2 FMT[1:0] 10 LRP 0 3 BCP 0 BITCLK Polarity 0: Normal - DIN[3:0], DACLRC & ADCLRC sampled on rising edge of BCLK; DOUT changes on falling edge of BCLK. 1: Inverted - DIN[3:0], DACLRC & ADCLRC sampled on falling edge of BCLK; DOUT changes on rising edge of BCLK. Input Word Length 00: 16-bit Mode 01: 20-bit Mode 10: 24-bit Mode 11: 32-bit Mode (not supported in right justified mode) ADC Highpass Filter Disable: 0: Highpass Filter enabled 1: Highpass Filter disabled 5:4 WL[1:0] 10 8 ADCHPD 0 w PD Rev 4.0 March 2004 39 WM8770 REGISTER ADDRESS 10111 Master Mode Control BIT 2:0 LABEL ADCRATE[2:0] DEFAULT 010 DESCRIPTION Master Mode MCLK:ADCLRC Ratio Select: 010: 256fs 011: 384fs 100: 512fs ADC oversample rate select 0: 128x oversampling 1: 64x oversapmling Master Mode MCLK:DACLRC Ratio Select: 000: 128fs 001: 192fs 010: 256fs 011: 384fs 100: 512fs Production Data 3 ADCOSR 0 6:4 DACRATE[2:0] 010 8 MS 0 Maser/Slave Interface Mode Select 0: Slave Mode - ADCLRC, DACLRC and BCLK are inputs 1: Master Mode - ADCLRC, DACLRC and BCLK are outputs Chip Powerdown Control (works in tandem with ADCD and DACD): 0: All circuits running, outputs are active 1: All circuits in power save mode, outputs muted ADC Powerdown: 0: ADC enabled 1: ADC disabled DAC Powerdown 0: DAC enabled 1: DAC disabled Attenuation Data for Left Channel ADC Gain in 1dB steps Mute for Left Channel ADC: 0: Mute off 1: Mute on Setting LRBOTH will write the same gain value to LAG[4:0] and RAG[4:0] Mute for Left and Right Channel ADC: 0: Mute off 1: Mute on Attenuation Data for Right Channel ADC gain in 1dB steps Mute for Right Channel ADC: 0: Mute off 1: Mute on Setting LRBOTH will write the same gain value to RAG[4:0] and LAG[4:0] ADC left channel input mux control bits ADC right channel input mux control bits Input mux and buffer powerdown 0: Input mux and buffer enabled 1: Input mux and buffer powered down 11000 Powerdown Control 0 PWDN 0 1 ADCD 1 5:2 DACD[3:0] 1111 11001 Attenuation ADCL 4:0 5 LAG[4:0] MUTE 01100 (0dB) 0 6 7 LRBOTH ADCMUTE 0 0 11010 Attenuation ADCR 4:0 5 RAG[4:0] MUTE 01100 (0dB) 0 6 11011 ADC Mux and Powerdown Control 2:0 6:4 8 LRBOTH LMX[2:0] RMX[2:0] AINPD 0 000 000 1 w PD Rev 4.0 March 2004 40 Production Data REGISTER ADDRESS 11100 Output Mux and Powerdown Control 11101 Output Mux and Powerdown Control 11111 Software reset BIT 2:0 5:3 8:7 LABEL MX1[2:0] MX2[2:0] OUTPD[1:0] DEFAULT 001 001 11 DESCRIPTION VOUT1 Output Select (see Figure 22) VOUT2 Output Select (see Figure 22) Mixer and EVR Powerdown Select 0: mixer and EVR enabled 1: mixer and EVR powered down VOUT3 Output Select (see Figure 22) VOUT4 Output Select (see Figure 23) Mixer and EVR Powerdown Select 0: mixer and EVR enabled 1: mixer and EVR powered down WM8770 2:0 4:3 8:7 MX3[2:0] MX4[1:0] OUTPD[3:2] 001 01 11 [8:0] RESET Not reset Writing to this register will apply a reset to the device registers. Table 15 Register Map Description w PD Rev 4.0 March 2004 41 WM8770 DIGITAL FILTER CHARACTERISTICS PARAMETER ADC Filter Passband Passband ripple Stopband Stopband Attenuation Group Delay DAC Filter Passband Passband ripple Stopband Stopband Attenuation Group Delay Table 16 Digital Filter Characteristics f > 0.555fs 0.555fs -60 16 dB fs 0.05 dB -3dB 0.487fs 0.05 dB 0.444fs f > 0.5465fs 0.5465fs -65 22 dB fs 0.01 dB -6dB 0 0.5fs 0.01 dB 0.4535fs TEST CONDITIONS MIN TYP MAX UNIT Production Data w PD Rev 4.0 March 2004 42 Production Data WM8770 0.2 DAC FILTER RESPONSES 0 0.15 -20 0.1 Response (dB) Response (dB) -40 0.05 0 -0.05 -0.1 -60 -80 -100 -0.15 -0.2 0 0.5 1 1.5 Frequency (Fs) 2 2.5 3 0 0.05 0.1 0.15 0.2 0.25 0.3 Frequency (Fs) 0.35 0.4 0.45 0.5 -120 Figure 24 DAC Digital Filter Frequency Response - 44.1, 48 and 96kHz Figure 25 DAC Digital Filter Ripple - 44.1, 48 and 96kHz 0.2 0 0 -20 Response (dB) Response (dB) -0.2 -40 -0.4 -60 -0.6 -0.8 -80 -1 0 0.2 0.4 0.6 Frequency (Fs) 0.8 1 0 0.05 0.1 0.15 0.2 0.25 0.3 Frequency (Fs) 0.35 0.4 0.45 0.5 Figure 26 DAC Digital Filter Frequency Response - 192kHz Figure 27 DAC Digital filter Ripple - 192kHz w PD Rev 4.0 March 2004 43 WM8770 ADC FILTER RESPONSES 0.02 Production Data 0 0.015 0.01 -20 Response (dB) Response (dB) 0.005 0 -0.005 -0.01 -0.015 -0.02 -40 -60 -80 0 0.5 1 1.5 Frequency (Fs) 2 2.5 3 0 0.05 0.1 0.15 0.2 0.25 0.3 Frequency (Fs) 0.35 0.4 0.45 0.5 Figure 28 ADC Digital Filter Frequency Response Figure 29 ADC Digital Filter Ripple ADC HIGH PASS FILTER The WM8770 has a selectable digital highpass filter to remove DC offsets. The filter response is characterised by the following polynomial. H(z) = 1 - z-1 1 - 0.9995z-1 0 Response (dB) -5 -10 -15 0 0.0005 0.001 Frequency (Fs) 0.0015 0.002 Figure 30 ADC Highpass Filter Response w PD Rev 4.0 March 2004 44 Production Data WM8770 1 0.5 DIGITAL DE-EMPHASIS CHARACTERISTICS 0 -2 0 Response (dB) -4 Response (dB) -0.5 -1 -1.5 -2 -6 -8 -2.5 -10 0 2 4 6 8 10 Frequency (kHz) 12 14 16 -3 0 2 4 6 8 10 Frequency (kHz) 12 14 16 Figure 31 De-Emphasis Frequency Response (32kHz) 0 Figure 32 De-Emphasis Error (32KHz) 0.4 0.3 -2 0.2 Response (dB) -4 Response (dB) 0.1 0 -0.1 -0.2 -6 -8 -0.3 -10 0 5 10 Frequency (kHz) 15 20 -0.4 0 5 10 Frequency (kHz) 15 20 Figure 33 De-Emphasis Frequency Response (44.1KHz) 0 Figure 34 De-Emphasis Error (44.1KHz) 1 0.8 -2 0.6 0.4 Response (dB) -4 Response (dB) 0.2 0 -0.2 -0.4 -6 -8 -0.6 -0.8 -10 0 5 10 15 Frequency (kHz) 20 -1 0 5 10 15 Frequency (kHz) 20 Figure 35 De-Emphasis Frequency Response (48kHz) Figure 36 De-Emphasis Error (48kHz) w PD Rev 4.0 March 2004 45 WM8770 APPLICATIONS INFORMATION RECOMMENDED EXTERNAL COMPONENTS Production Data w PD Rev 4.0 March 2004 46 Production Data WM8770 In order to allow the use of 2V rms and larger inputs to the ADC and AUX inputs, a structure is used that uses external resistors to drop these larger voltages. This also increases the robustness of the circuit to external abuse such as ESD pulse. Figure 37 shows the ADC input multiplexor circuit with external components allowing 2Vrms inputs to be applied. 5K EXTERNAL CIRCUIT CONFIGURATION AINOPL 10uF 10K AINVGL AIN1L 10uF 10K AIN2L 10uF 10K AIN3L 10uF 10K AIN7L 10uF 10K AIN8L SOURCE SELECTOR INPUTS 5K AINOPR 10uF 10K AINVGR AIN1R 10uF 10K AIN2R 10uF 10K AIN3R 10uF 10K AIN7R 10uF 10K AIN8R Figure 37 ADC Input Multiplexor Configuration 4K 10uF MX1[1] AUX1L/R 4K MX1[0] DAC1L/R BYPASSL/R 4K MX1[2] 4K 4K SYSTEM AUX 5.1 LINE INPUTS 10uF MX2[1] AUX2L/R 4K MX2[0] DAC2L/R 4K 4K 10uF MX3[1] AUX3L/R 4K MX3[0] 4K DAC3L/R Figure 38 Shows the 5.1Channel Input Multiplexor Configuration w PD Rev 4.0 March 2004 47 WM8770 Production Data It is recommended that a lowpass filter be applied to the output from each DAC channel for Hi Fi applications. Typically a second order filter is suitable and provides sufficient attenuation of high frequency components (the unique low order, high bit count multi-bit sigma delta DAC structure used in WM8770 produces much less high frequency output noise than competitors devices). This filter is typically also used to provide the 2x gain needed to provide the standard 2Vrms output level from most consumer equipment. Figure 24 shows a suitable post DAC filter circuit, with 2x gain. Alternative inverting filter architectures might also be used with as good results. 1.0nF 10uF 1.8k 7.5k VOUT1L 47k 680pF 4.7k 4.7k 51 OP_FIL VOUT1R VOUT2L VOUT2R VOUT3L VOUT3R VOUT4L VOUT4R OP_FIL OP_FIL OP_FIL OP_FIL OP_FIL OP_FIL OP_FIL Figure 39 Recommended Post DAC Filter Circuit w PD Rev 4.0 March 2004 48 Production Data WM8770 PACKAGE DIMENSIONS FT: 64 PIN TQFP (10 x 10 x 1.0 mm) DM027.B b e 48 33 49 32 E1 E 64 17 GAUGE PLANE 1 16 D1 D c L L1 0.25 A A2 A1 -CSEATING PLANE ccc C Symbols A A1 A2 b c D D1 E E1 e L L1 ccc REF: Dimensions (mm) MIN NOM MAX --------1.20 0.05 ----0.15 1.05 1.00 0.95 0.27 0.17 0.22 0.09 ----0.20 12.00 BSC 10.00 BSC 12.00 BSC 10.00 BSC 0.50 BSC 0.45 0.60 0.75 1.00 REF o o o 3.5 7 0 Tolerances of Form and Position 0.08 JEDEC.95, MS-026, VARIATION ACD NOTES: A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS. B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE. C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM. D. MEETS JEDEC.95 MS-026, VARIATION = ACD. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS. w PD Rev 4.0 March 2004 49 WM8770 IMPORTANT NOTICE Production Data Wolfson Microelectronics plc (WM) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current. All products are sold subject to the WM terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. WM warrants performance of its products to the specifications applicable at the time of sale in accordance with WM's standard warranty. Testing and other quality control techniques are utilised to the extent WM deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. In order to minimise risks associated with customer applications, adequate design and operating safeguards must be used by the customer to minimise inherent or procedural hazards. Wolfson products are not authorised for use as critical components in life support devices or systems without the express written approval of an officer of the company. Life support devices or systems are devices or systems that are intended for surgical implant into the body, or support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided, can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. WM assumes no liability for applications assistance or customer product design. WM does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of WM covering or relating to any combination, machine, or process in which such products or services might be or are used. WM's publication of information regarding any third party's products or services does not constitute WM's approval, license, warranty or endorsement thereof. Reproduction of information from the WM web site or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use. Resale of WM's products or services with statements different from or beyond the parameters stated by WM for that product or service voids all express and any implied warranties for the associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use. ADDRESS: Wolfson Microelectronics plc 26 Westfield Road Edinburgh EH11 2QB United Kingdom Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: sales@wolfsonmicro.com w PD Rev 4.0 March 2004 50 |
Price & Availability of WM8770
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |